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Abstract—A programmable high-frequency operational
transconductance amplifier (OTA) is proposed and analyzed. A
general configurable analog block (CAB) is presented, which
consists of the proposed programmable OTA, programmable
capacitor and MOSFET switches. Using the CABs, the universal
tunable and field programmable analog array (FPAA) can be
constructed, which can realize many signal-processing functions,
including filters. A tuning circuit is also discussed. The proposed
OTA has been simulated and fabricated in CMOS technology.
The results show that the OTA has the transconductance tun-
able/programmable in a wide range of 700 times and the 3-dB
bandwidth larger than 20 MHz. A universal 5 8 CAB array
has been fabricated. The chip has also been configured to realize
OTA-C 60-kHz and 500-kHz bandpass filters based on ladder
simulation and biquad cascade.
Index Terms—CMOS analog integrated circuits, continuous
time filters, field programmable analog circuits, programmable
circuits, programmable filters.
I. INTRODUCTION
I N RECENT years, field programmable analog arrays(FPAAs) have received great interest, as they can achieve
benefits in analog circuit and system design as field pro-
grammable gate arrays (FPGA) have in the digital counterpart.
There have been some programmable analog circuits in the
literature [1]–[8], [10]–[13] as well as commercial chips
(MPAA020 from Motorola [9], AN10E40 from Anadigm [31],
or ispPAC family from Lattice Semiconductor Corporation
[30]). However, general-purpose FPAAs suitable for high-fre-
quency signal processing applications have not yet appeared.
Analog circuits based on the continuous-time operational
transconductance amplifier and capacitor (OTA-C) technique
are promising for high-frequency operation [14]–[23], [27],
[28]. Having an operational transconductance amplifier (OTA)
of programmable transconductance and a programmable
capacitor, it is possible to build filters for a wide frequency
range. For most CMOS processes, it is not possible to create
a capacitor with a wide range of programmability which can
operate at high frequencies. Thus it is very important to have
a widely programmable transconductance. The proposed OTA
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has that can be adjusted by a factor of 700. This results in a
possibility to build filters of frequencies from several kilohertz
up to several megahertz. The structure of the FPAA is composed
of universal configurable analog blocks (CABs). The proposed
FPAA consists of 40 CABs. A tuning circuit compensating for
process variations, temperature, power supply, bias change,
etc., is also considered. As examples, implementations of an
RLC ladder-based sixth-order bandpass filter and a fourth-order
cascaded biquad filter are presented.
II. CONFIGURABLE ANALOG BLOCK USING PROGRAMMABLE
OTAS AND CAPACITORS
The versatile CAB consisting of one programmable fully dif-
ferential OTA, one programmable capacitor and a set of
switches – is shown in Fig. 1. The switches are placed in
such a way that the OTA can be connected with or without the
capacitor. It is also possible to pass the signals of other CABs
through the switches situated at the top and the bottom of the
CAB. Switches and enable to connect the input to the
OTA directly or in an inverse way. To program the CAB, a con-
trol word of length of 22 bits must be specified (OTA: 5 bits,
capacitor: 5 bits, switches: 12 bits), as well as the voltage
controlling the transconductance of the OTA. The control word
is stored in a shift register, while voltage is supplied from
the external automatic tuning circuit. The chip area of the CAB
is 626 m 750 m. FPAA circuits can be constructed using
CABs to perform various functions including filtering, exam-
ples of which will be shown in Section VI.
III. PROGRAMMABLE OTA
A. Basic Principle and Structure
The simplified schematic diagram of the OTA based on two
cross-coupled differential MOS pairs [16] and digitally pro-
grammable current mirrors is shown in Fig. 2. Using the stan-
dard square-law model for MOS devices, currents and
defined in Fig. 2 are
(1)
(2)
where 0.5 is the transconductance parameter of
transistors – , having the same ratios, is the
threshold voltage, is the voltage of the floating dc source,
and and are the gate–source voltages of transistors
and , respectively. All undefined parameters have their usual
meanings.
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Fig. 1. Structure of CAB. The polarity of OTAs input signal can be straight or inverse, depending on the settings of switches S and S , respectively.
Fig. 2. Simplified schematic diagram of the CMOS programmable OTA.
With (1) and (2), the difference between currents and
can be expressed as
(3)
where is the differential input voltage. Assuming
that the current gains of the programmable current mirrors all
are equal to , the output current can be derived as
(4)
and the overall transconductance of the OTA circuit in Fig. 2
is then obtained from (4), given by
(5)
In order to obtain a wide range of application frequencies in
OTA-C filter design, it is necessary that the transconductance of
the OTA should be adjustable in a wide range. From (5) it can be
seen that two methods can be used to change the transconduc-
tance . One method is to tune the floating bias voltage by
an analog voltage. The other is to make the gain of the output
current mirrors programmable in a digital way.
B. Programmable Current Mirror Array
A current mirror of programmable gain can be realized using
the well-known high compliance current mirror structure with
31 identical output stages (Fig. 3). The output current is a
sum of the currents flowing through individual output stages.
As can be seen from Fig. 3, the output stages are connected
in 5 groups of 1, 2, 4, 8, and 16 stages that can be simulta-
neously switched ON or OFF by appropriate switch where
. Using stages, the output current can
be set to the value from to with reso-
lution . Only five output groups (5 bits) were im-
plemented due to the huge area of the MOS devices of the most
significant bits.
In practice, every switch must be accompanied by another
switch , which can short-circuit the gate of the transistor
to ground. This is necessary for discharging the parasitic ca-
pacitance of the transistor and stopping the current
flowing. The cascoded current mirror structure is used to
achieve high output resistance.
C. Complete OTA Circuit
The complete circuit diagram of the OTA is shown in Fig. 4.
Transistors – comprise the cross-coupled differential
input pair, biased by the current coming from the current
source (transistors , ) flowing through the floating
voltage . Both the current source and the voltage source are
controlled by voltage , so that simultaneous change of the
bias current and voltage with voltage is made possible.
The relation between and is linear.
A fully differential programmable current mirror is composed
of two programmable current mirror arrays and (see
Fig. 4). The current mirrors are based on the circuit from Fig. 3
with some modifications and consist of transistors – with
and – with . The current gain of the
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Fig. 3. Simplified schematic diagram of programmable current mirror.
Fig. 4. Complete circuit diagram of the CMOS programmable OTA.
current mirror can be set very precisely by switching ON or OFF
the appropriate output stages, so the transconductance of the
whole OTA can also be changed very accurately.
As can be seen from Fig. 4, at nodes and a signifi-
cant grounded capacitance is attached, which is of transis-
tors - to - and - to - , respectively. In
order to drive the capacitor, the buffers consisting of transistors
, and , have been used [26]. The buffers
work with a negative feedback loop (transistors and ),
which provides very low resistance at nodes and . The ca-
pacitors and are used for frequency compensation.
To avoid further increase of the capacitance at nodes
and , the switches programming the output stages are
connected to the gates of transistors - to - and
- to - rather than to the gates of transistors -
to - and - to - . Another advantage of
this is the almost constant capacitance at nodes and ,
independent of the number of output branches switched ON.
The common mode feedback circuit (CMFB) block is
responsible for regulating the average output voltage to a
fixed dc voltage of 2.5 V. The CMFB circuit (transistors
– ) drives the output current source (transis-
tors – ). This current source consists of two cascoded
transistors to obtain high output resistance.
To additionally increase the OTAs output resistance, voltage
and the current of the current source consisting of transistors
and may be reduced. Reducing the current flowing
through the output stage increases OTAs output resistance due
to the channel length modulation effect. But care must be taken
that such reduction will decrease the linear transconductance
range.
Decreasing the voltage by lowering the control voltage
causes also a decrease of the constant current of the cur-
rent source – . The reduction of the current flowing
through transistors and results in reducing the cur-
rent flowing through output stages, what increases their output
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(a)
(b)
Fig. 5. Simulated (a) and measured (b) transconductance of the programmable OTA in Fig. 4.
resistance. It was specified that the OTA should work linearly
for input voltage range 0.5 V and when used in an integrator,
it should have the dc gain greater than 40 dB. Due to the high
output resistance, the dc gain obtained is well above 40 dB for all
values of in the operating range. The 3-dB frequency of the
OTAs transfer function is over 20 MHz. The obtained
maximum operation frequency of the OTA, defined as the
frequency at which the phase deviation from 90 is 1 when
the output is short-circuited, is about 3 MHz. This criterion is
used for estimating the frequency range of the proper operation
of filters.
Besides the digital programming of using 5-bit control
word, an additional transconductance change is obtained by
means of analog voltage . The transconductance of the OTA
depends linearly on the voltage as shown in (5). Voltage
can be set to any value in the range from about 22 mV up
to about 500 mV which corresponds to the range of control
voltage from 1.9 to 3.1 V. This makes tunable by a
factor of about 22.
D. Noise and Dynamic Range
Dynamic range (DR) of a circuit is normally defined as the
ratio of the maximum and minimum signal levels, while the
minimum and maximum signal levels are determined by the
noise and distortion of the circuit, respectively [17]. To deter-
mine the DR of circuits such as filters, the following expression
can be used [18]:
(6)
where is the magnitude of the output signal
when the filter circuit reaches of the total harmonic distor-
tion (THD) and is the mean-squared value of the noise.
Another very useful measure called signal-to-noise ratio
(SNR) is defined as the ratio of the mean-squared value of the
signal to the mean-squared value of the noise. More detailed
considerations of the SNR for the - filters can be found in
the literature [19].
PANKIEWICZ et al.: FIELD PROGRAMMABLE ANALOG ARRAY FOR CMOS CONTINUOUS-TIME OTA-C FILTER APPLICATIONS 129
(a) (b)
Fig. 6. Layout of the OTA in Fig. 4. (a) Design. (b) Photography.
A significant improvement in linearity and distortion reduc-
tion of the proposed OTA in Fig. 2 is obtained by cross-coupling
differential MOS pairs. However, cross-coupling increases the
noise of the OTA due to the effect of the subtraction. For
high-frequency operation of the OTA in Fig. 2, thermal channel
noise is assumed to be the dominant noise source. Thus, the
equivalent input-referred voltage noise can be approximated by
[16], [20], [21] as
(7)
where is Boltzman’s constant, is the absolute temperature,
– – , ,
, and with . From (7),
it is seen that optimum noise performance of the OTA stage is
achieved by minimizing . However, this occurs at the ex-
pense of the decreased large signal capability and nonlinearity
cancellation. There is tradeoff between noise performance and
large-signal handling capability at the input of the cross-cou-
pled OTA. Some simulation results confirming this were given
in [16].
E. Second-Order Effects
Second-order effects such as mobility reduction, body ef-
fect and channel length modulation can cause deviations from
ideal square-law behavior in MOS transistors and as a result, the
transfer function given by (4) will no longer be strictly linear.
The transconductance amplifier in Fig. 2 consists of two stages
and each of them contributes its own part to the overall non-
linearity. Since current mirrors in the output stage cause er-
rors in the output current about 10 times smaller than the input
stage, considerations are, therefore, focused on the cross-cou-
pled input cell.
An approximate analysis [16] which includes mobility re-
duction effect and body effect yields a condition under which
transconductance stage – remains linear, given by
(8)
TABLE I
SIMULATION RESULTS OF THE OTA IN FIG. 4
where and are transconductance parameters of tran-
sistors , and , , respectively,
is the coefficient of the effect of the electric field on the mo-
bility, ( is the gate oxide thickness and is the critical
field), , ( is the strong-in-
version surface potential and is the bulk threshold parameter)
and . Note, however, that scaling of
ratios of pairs , and , according to (1) and (2)
is only possible for one given value of .
The channel length modulation mainly causes the degrada-
tion in the output resistance of the MOS devices. But since in
the output stage the cascoded mirror structure is used, the OTA
output resistance remains high.
F. Simulation and Experimental Results
The OTA in Fig. 4 was simulated. Fig. 5(a) presents the sim-
ulated transconductance of the OTA for the minimum and max-
imum settings of the voltage and the current gain . The OTA
in Fig. 4 was fabricated in ORBIT 2- m CMOS technology.
Its layout is shown in Fig. 6. Table I summarizes the achieved
values of . Experimental results from the fabricated chip are
presented in Figs. 5(b) and 7.
IV. PROGRAMMABLE CAPACITOR ARRAY
The proposed structure of the programmable capacitor array
is shown in Fig. 8. It consists of five capacitors to and
switches to . The branch of capacitor and switch
represents the least significant bit (LSB). Each branch is
built of an appropriate number of LSB branches (connected in
parallel).
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Fig. 7. Transconductance of the programmable OTA—experimental results for all values of control word and constant voltage V = 3:1 V.
Fig. 8. Programmable capacitor array.
TABLE II
PARAMETERS OF PROGRAMMABLE CAPACITOR ARRAY IN FIG. 8
Switches are realized using MOSFETs of width high enough
to achieve the current phase of a capacitor in the range of 90
1 for frequencies up to 10 MHz. The equivalent capacitance
of the capacitor array can be expressed as
(9)
where 0 1 , is equal to 1 when switch is ON
and equal to 0 when is OFF, and are the ca-
pacitances of the LSB capacitor when switches are in ON
and OFF modes, respectively, while is the parasitic capaci-
tance of connections when all the switches are off. Table II sum-
marizes the parameters of the programmable capacitor array.
V. TUNING OF RATIO
This section is focused on the tuning technique used for mea-
surements of the fabricated chip as well as on the proposed au-
tomatic tuning circuitry planned to be included in the next chip
to be fabricated.
A. Tuning Using Four Lossy Integrators
The proposed FPAA includes three inputs and three outputs.
This enables realization of up to three independent filters or
other circuits working concurrently. Tuning of filters is based
on small parameter differences between components inside the
chip, so setting the reference integrator (or other reference cir-
cuit containing OTAs and Cs) to the desired ratio will
reflect on the filter characteristic frequency. Accuracy of such
tuning is dependent on how precisely the desired ratio
can be achieved and the technology spread. Practical implemen-
tations provide 0.1%–5% accuracy [15], [22]–[25], [28].
Fig. 9 presents the block diagram of the tuning circuitry used
during testing of the chip [15], [22]–[24], [28]. The upper part is
the reference circuit consisting of 4 lossy integrators. The lower
part is a tuned filter. All OTAs in the reference part as well as
in the filter are identical and have the same value of control
voltage . Comparison of integrator’s phase delay with its
desired value gives a signal which can be used in the manual or
automatic correction of . Because the comparison of signals
shifted by 180 exactly is convenient, four integrators have
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Fig. 9. Simplified schematic diagram of the proposed tuning circuit.
Fig. 10. Simplified schematic of the proposed automatic tuning circuit (reference part).
been used, which give phase shift exactly equal to 180 for
frequency
(10)
Assuming that time constant must be tuned to the
frequency , the frequency of the reference signal to be
applied to the input of the reference path is:
(11)
Having applied the reference signal, control voltage
should be adjusted so that the phase shift of 180 appears
on the output of the reference path. Tuning accuracy depends
on the precision of the phase detector (assuming equal delays
on both paths). Using the oscilloscope, a 5 accuracy can be
obtained. Because the reference path includes four integrators
and the change in the frequency/phase characteristic for a
lossy integrator at its unity frequency is 0.286%/1 , the overall
precision can be established as 5 /4 0.289%/1 0.358 .
In practice, tuning of the second-order bandpass filters realized
in our FPAA gives 2%–3% accuracy, depending on the chip
unit and programmed filter frequency (not exceeding 300 kHz,
because over this frequency parasitics of the switches signifi-
cantly degrade the precision of the tuning). Thus the dominant
factor is technology spread and better tuning can be achieved
by redesigning OTAs and capacitors for better repeatability.
It is noted that, in Fig. 9, some of the OTAs in the reference
path have actually a two-times greater transconductance. This
provides the same amplitude of the compared signals.
B. On-Chip Automatic Tuning With Second-Order All-Pass
Section
There are many automatic tuning circuits known in the lit-
erature. In most cases, they are quite complicated and often in-
clude phase-locked loops (PLLs), control loops [22]–[24] or use
adaptive tuning [25]. In this paper a simple circuit is presented,
which is planned to be included on the next chip to be fabri-
cated. It consists (Fig. 10) of an all-pass second-order section
(working as a reference circuit), EX-OR gate with two pream-
plifiers (working as a phase comparator) and single capacitor
(working as the low-pass filter). The principle of operation is
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Fig. 11. Structure of FPAA. Bold lines represent active connection, which realizes a sixth-order bandpass filter with tuning circuitry.
the same as the one in Fig. 9, with the difference that the de-
sired phase shift of the all-pass section is 90 . The all-pass
section gives comparable amplitudes of input and output signals
with phases depending on the signal frequency and character-
istic frequency of the section. For a second-order section there
is only one point at which phase shift is equal to 90 . Due to the
constant amplitude of the all-pass section over a wide range of
frequencies, the tuning circuit can be used in the wide spectrum
of frequencies and always track the desired phase shift without
multiple stable points. Of course, the errors caused by low loop
gain, dc-offsets, mismatches at the phase detector’s inputs and
phase detector’s error are high compared with the PLL method.
However, design of the voltage-controlled oscillator (VCO) in
the PLL circuit is more complicated than that of the all-pass
section. In the presented circuit, errors of the phase comparator
are dominant. Loop gain is very high because the capacitor is
charged by a current source.
All subcircuits are biased with constant and relatively small
currents (80 nA and 2 A), which prevent cross-talk to a tuned
slave circuit. Thus, the reference signal frequency can also be
chosen in the passband of a tuned slave filter. Computer simu-
lations using BSIM v3.2 models, show 1%–3% accuracy in the
tuning of the characteristic frequency of the filter, depending on
the conditions such as the desired frequency of the filter, filter
configuration, temperature variations (in the range 0 C–70 C)
and power supply voltage changes 5 . Because of the low
number of MOS transistors in series and switches being real-
ized using the same devices, the circuit can function with low
power supply voltage, starting from about 2.5 V (not taking into
account the second-order all-pass section).
VI. FPAA USING CABS AND ITS APPLICATION IN OTA-C
FILTER DESIGN
A. FPAA Using 40 CABs
The FPAA used for implementation of filters is presented in
Fig. 11 (block diagram) and Fig. 12 (die photograph). It consists
of 40 CABs from Fig. 1 positioned in eight columns and five
rows. Additionally three OTAs – act as signal buffers. Input
signals are delivered through lines , and . Because of this,
up to three different filters can be realized simultaneously. The
transconductance parameters of all the OTAs are controlled by
Fig. 12. Layout of matrix of 5 8 CABs in Fig. 11.
Fig. 13. Third-order low-pass RLC prototype.
external voltage and through digital switching of the output
current mirrors. While voltage is common for all the am-
plifiers in the array, it is still possible to set the transconduc-
tance of every OTA separately by setting the gain of the OTAs
current mirror. Basic parameters of the OTA and programmable
capacitor are presented in Tables I and II. The FPAA was phys-
ically implemented in the 2- m n-well CMOS process through
MOSIS. Programming of the FPAA is performed through seri-
ally shifting digital words of 880 bits.
B. Examples of Filter Design and Measurement Results
1) Implementation of Leapfrog OTA-C Filter Using
FPAA: As the first example a sixth-order bandpass filter with
center frequency kHz and passband
is presented. The low-pass prototype (of third-order, 1-dB
Chebyshev approximation [28]) is shown in Fig. 13. The filter
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Fig. 14. OTA-C realization of the sixth-order bandpass filter.
(a) (b)
Fig. 15. Simulation and measurement results of sixth-order, 1-dB-ripple Chebyshev, bandpass filter. Center frequency is 60 kHz, passband 60 kHz. Screen photos
with horizontal scale 20 kHz/div and (a) vertical scale 10 dB/div, (b) vertical scale 1 dB/div.
schematic diagram is presented in Fig. 14. Placement of Fig. 14
in the FPAA resources is shown in Fig. 11. The calculated
values after low-pass to bandpass transformation have been
rounded to the nearest value realizable in the FPAA. The capac-
itor’s values also include the parasitic capacitances of switches
and connections. Adjusting the analog voltage can change
the center frequency of the filter about 22 times. In Fig. 11, the
upper part (i.e., the first and the second row of CABs: A1-H1
and A2-H2) includes the tuning circuit described in Section V.
Additionally, in the practically implemented tuning circuit in
Fig. 11, OTAs and have opposite transconductance
values, so the signals actually observed at the outputs and
should have exactly the same phase (not 180 ). Using
(11), the frequency of the reference input signal can be
calculated.
The filter was practically implemented in the structure of
FPAA. Measurements were done using the Marconi TF 2370,
Advantest TR4131E spectrum analyzer and Hewlett-Packard
3581A wave analyzer. The measured results are given in
Fig. 15. Measurements have been taken after applying a signal
TABLE III
SIMULATION AND MEASUREMENT RESULTS OF THE SIXTH ORDER BANDPASS
FILTER WITH CENTER FREQUENCY f = 60 kHz AND PASSBAND BW = f
of frequency to the input (Fig. 11) and manually setting
the value of control voltage so that the signals observed
at the outputs and were in exactly the same phase. This
tuning technique was described in Section V-A. Comparing
with the ideal characteristic, the filter exhibits no more than
1-dB error in the range 2–200 kHz. Switches placed in the paths
conducting relatively large currents are the main cause of this
error. The comparison of the simulated and measured noise,
dynamic range and power dissipation is presented in Table III.
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Fig. 16. Schematic diagram of the two biquad cascaded bandpass filter.
(a) (b)
Fig. 17. Simulations and measurement results of the two biquad cascaded bandpass filter. The center frequency is 500 kHz, and the quality factor of each section
is Q = 2. Screen photos with (a) horizontal scale 500 kHz/div, vertical scale 10 dB/div, (b) horizontal scale 100 kHz/div, vertical scale 1 dB/div.
TABLE IV
SIMULATION AND MEASUREMENT RESULTS OF THE FOURTH-ORDER
BIQUAD CASCADED OTA-C FILTER WITH CENTER FREQUENCY
f = 500 kHz AND Q = 2
(*)significantly lower value than simulated, probably caused by OTAs input
offsets voltages that narrow the linear range of OTAs dc characteristics.
(**) includes the noise of output buffers.
2) FPAA-Based Realization of Cascade OTA-C Filters: A
fourth-order biquad cascaded OTA-C filter with center fre-
quency kHz and consisting of two biquad
sections has been designed using the proposed FPAA, which
is based on the structures well known in the literature [27],
[28]. Design of the filter has been done taking into account
the limitations of possible values of transconductances and
capacitances (see Tables I and II). The tuning circuit described
in Section V that enables to obtain an accurate ratio
has also been used. The filter was implemented in the FPAA
(Fig. 16) and measurement results are given in Fig. 17 and
Table IV.
VII. CONCLUSION
A high-frequency fully differential OTA with tunable and
programmable transconductance has been analyzed, simulated,
fabricated, and measured. A universal CAB consisting of
the proposed OTA, programmable capacitor and switches
has been developed. The CAB can be configured to perform
the following functions: addition, subtraction, amplification,
attenuation, integration and filtering of signals of frequencies
from several kilohertz up to a few megahertz. The results of
simulations and measurements confirm the possibility of real-
ization of such functions. A test integrated circuit containing
the array of 5 8 CABs has been fabricated in 2- m CMOS
technology and measured. The experimental results of the
high-order bandpass OTA-C filters realized using the FPAA are
close to the expected ones. Certain discrepancies are mainly
caused by parasitic resistance and capacitance of switches. Due
to the economical reasons, a cheap but somewhat out-of-date
technology has been used for fabrication of the test chip.
Realization of the proposed FPAA using modern submicron
technology would result in a significant decrease of parasitic
capacitances, thus providing a much higher operation frequency
of the FPAA and its applications. Programmable analog circuits
in comparison with custom designed circuits have a limited
operating frequency due to the use of the switches. The future
improved version of the circuit should contain an automatic
offset compensation circuit for OTAs. The structure of the CAB
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should also be changed in the way that the paths conducting
large current would not contain switches.
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